## CLM7660

## FEATURES

- Converts +5 V Logic Supply to $\pm 5$ System
- Wide Input Voltage Range . . . . . . . . . . . . . . . 1.5V to 10 V
- Low Power Supply. . . . . . . . . . . . . . . . . . . . . . . . . . 500
- Efficient Voltage Conversion . . . . . . . . . . . . . . . . . . 99.9\%
- RS232 Negative Power Supply
- Low Cost, Simple to Use


## APPLICATIONS

- A-to-D Converters
- D-to-A Converters
- Multiplexers
- Operational Amplifiers


## DESCRIPTION

Calogic CLM7660 DC-to-DC converter will generate a negative voltage from a positive source. The CLM7660 generates -5V in +5 V digital systems and with two external capacitors, the device will convert a 1.5 V to 10 V input signal to a -1.5 V to -10 V level.

Applications include analog-to-digital converters, digital-to-analog converters, operational amplifiers and multiplexers. Many of these systems require negative supply voltages. The CLM7660 allows +5 V digital logic systems to incorporate these analog components without an additional main power source. Lower part count, less real estate, ease of use are just a few of the benefits of the CLM7660.

ORDERING INFORMATION

| Part | Package | Temperature |
| :--- | :--- | :--- |
| CLM7660CP | 8 Pin DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| CLM7660DY | 8 Pin SOIC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

PIN CONFIGURATION AND BLOCK DIAGRAM


NC = NO INTERNAL CONNECTION


## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage | +10.5V |
| :---: | :---: |
| LV and OSC Inputs |  |
| Voltage (Note 1) | -0.3 V to $\left(\mathrm{V}^{+}+0.3 \mathrm{~V}\right)$ |
|  | for $\mathrm{V}^{+}<5.5 \mathrm{~V}$ |
|  | $\left(\mathrm{V}^{+}-5.5 \mathrm{~V}\right)$ to $\left(\mathrm{V}^{+}+0.3 \mathrm{~V}\right)$ |
|  | for $\mathrm{V}^{+}<5.5 \mathrm{~V}$ |
| Current into LV (Note 1). | $20 \mu \mathrm{~A}$ for $\mathrm{V}^{+}>3.5 \mathrm{~V}$ |
| Output Short Duration (VSUPPLY $\leq 5.5 \mathrm{~V}$ ) |  |
| Power Dissipation (Note 2) |  |
| Plastic DIP | $375 \mathrm{mV}$ |

Operating Temperature Range
D Suffix. $\qquad$ . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Storage Temperature Range . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ) . . . . . . . . . . . . $+300^{\circ} \mathrm{C}$

## Static-sensitive device. Unused devices must be stored in conductive material.

Protect devices from static discharge and static fields. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS $\mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \operatorname{Cosc}=0$, Test Circuit (Figure 1), unless otherwise indicated.

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}^{+}$ | Supply Current | - | 80 | 180 | $\mu \mathrm{A}$ | $\mathrm{RL}=\infty$ |
| $\mathrm{V}^{+} \mathrm{H}^{\prime}$ | Supply Voltage Range, High | 3 | - | 6.5 | V | $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$, LV Open |
|  |  | 3 | - | 5 | V | $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}, 10 \mathrm{k} \Omega$, LV Open |
| $V^{+}{ }^{\text {L1 }}$ | Supply Voltage Range, Low (Dx Out of Circuit) | 1.5 | - | 3.5 | V | $\operatorname{Min} \leq \mathrm{T}_{\mathrm{A}} \leq \operatorname{Max}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$, LV to GND |
| $\mathrm{V}^{+} \mathrm{H}_{2}$ | Supply Voltage Range, High (Dx In Circuit) | 3 | - | 10 | V | Min $\leq \mathrm{T}_{\mathrm{A}} \leq \operatorname{Max}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$, LV Open |
| $\mathrm{V}^{+} \mathrm{L} 2$ | Supply Voltage Range, Low (Dx In Circuit) | 1.5 | - | 3.5 | V | $\operatorname{Min} \leq \mathrm{T}_{\mathrm{A}} \leq \operatorname{Max}, \mathrm{RL}=10 \mathrm{k}$, LV to GND |
| Rout | Output Source Resistance | - | 55 | 100 | $\Omega$ | Iout $=20 \mathrm{~mA}, \mathrm{~T}_{\text {A }}=25^{\circ} \mathrm{C}$ |
|  |  | - | - | 120 | $\Omega$ | lout $=20 \mathrm{~mA}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ (C Device) |
|  |  | - | - | 300 | $\Omega$ | $\begin{aligned} & \mathrm{V}^{+}=2 \mathrm{~V}, \text { lout }=3 \mathrm{~mA}, \mathrm{LV} \text { to } \mathrm{GND} \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
| fosc | Oscillator Frequency | - | 10 | - | kHz |  |
| PEF | Power Efficiency | 95 | 98 | - | \% | $R \mathrm{~L}=5 \mathrm{k} \Omega$ |
| Vout ef | Voltage Conversion Efficiency | 97 | 99.9 | - | \% | $R \mathrm{~L}=\infty$ |
| Zosc | Oscillator Impedance | - | 1 | - | $\mathrm{M} \Omega$ | $\mathrm{V}^{+}=2 \mathrm{~V}$ |
|  |  | - | 100 | - | k $\Omega$ | $\mathrm{V}^{+}=5 \mathrm{~V}$ |

## NOTES:

1. Connecting any input terminal to voltages greater than C+ or less than GND may cause destructive latch-up. It is recommended that no inputs
from sources operating from external supplies be applied prior to "power up" of the CLM7660.
2. Derate linearly above $50^{\circ} \mathrm{C}$ by $5.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.

## CIRCUIT DESCRIPTION

The CLM7660 is an excellent voltage doubler, the device has all the characteristic with the exception of two inexpensive $10 \mu \mathrm{~F}$ polarized electrolytic external capacitors. Figure 3 demonstrates the most effective means of using the device as a voltage doubler. Capacitor $\mathrm{C}_{1}$ is charged to a voltage, $\mathrm{V}_{+}$, for the half cycle when switches $S_{1}$ and $S_{3}$ are closed. (Note Switches $S_{2}$ and $S_{4}$ are open during this half cycle.) During the second half of the operation, switches $S_{2}$ and $S_{4}$ are closed, with $\mathrm{S}_{1}$ and $\mathrm{S}_{3}$ open, thereby shifting capacitor $\mathrm{C}_{1}$ negatively by $V+$ volts. Charge is then transferred from $C_{1}$ to $\mathrm{C}_{2}$, such that voltage on $\mathrm{C}_{2}$ is exactly $\mathrm{V}+$, asumming ideal switches and no load on $\mathrm{C}_{2}$.
The four switches in Figure 3 are MOS power switches, $S_{1}$ is a P-Channel device, $\mathrm{S}_{2}, \mathrm{~S}_{3}$ and $\mathrm{S}_{4}$ are N -Channel devices. The major challenge with this approach while integrating the switches, the substrates of $S_{3}$ and $S_{4}$ must always remain reversed-biased with respect to their sources, but not so much as to degrade their ON-resistances. In addition, at circuit start-up, and under short circuit conditions ( $\mathrm{V}_{\text {OUT }}=\mathrm{V}^{+}$), the output voltage must be sensed and the substrate bias adjusted accordingly. Failure to accomplish this will result in high power losses and probable device latch-up.
The above problem is eliminated in the CLM7660 by a logic network which senses the output voltage (VOUT) together with the level translators, and switches the substrates of $S_{3}$ and $S_{4}$ to the correct level to maintain necessary reverse bias.
The voltage regulator portion of the CLM7660 is an integral part of the anti-latch-up circuitry. Its inherent voltage drop can degrade operation at low voltages. To improve low-voltage operation, the LV pin should be connected to GND, disabling the regulator. For supply voltages greater than 3.5 V , the LV terminal must be left open to ensure latch-up proof operation and prevent device damage.

## THEORETICAL POWER EFFICIENCY CONSIDERATIONS

In theory, a voltage multiplier can approach 100\% efficiency if certain conditions are met:

1. The drive circuitry consumes minimal power.
2. The output switches have extremely low ON-resistance and virtually no offset.
3. The impedances of the pump and reservoir capacitors are negligible at the pump frequency.

When larger values of $C_{1}$ and $C_{2}$ are used, the CLM7660 approaches the above conditions for negative voltage multiplication. Energy is lost only if the transfer of the charge between capacitors if a change in voltage occurs. The energy lost is defined by:

## $\mathrm{E}=1 / 2 \mathrm{C}_{1}\left(\mathrm{~V}_{1} 2-\mathrm{V}_{2} 2\right)$

During the pump and transfer cycles $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ are the voltages on $\mathrm{C}_{1}$. If the impedances of $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ are high at the pump frequency (see Figure 3), compared to the value of $R_{L}$, there will be a substantial difference in voltages $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$. The most optimum selection would be to make $\mathrm{C}_{2}$ as large as possible to eliminate output voltage ripple, and to utilize a large value for $\mathrm{C}_{1}$ to achieve maximum efficiency of operation.

## OPERATIONAL RULES:

Never exceed maximum supply voltages.
Never connect LV terminal to GND for supply voltages over 3.5 V .

Never short circuit the output to $\mathrm{V}^{+}$supply voltages above 5.5 V for extended periods; however, transient conditions including start-up are acceptable.
For polarized capacitors, the + terminal of $\mathrm{C}_{1}$ must be connected to pin 2 of the CLM7660 and the + terminal to of $\mathrm{C}_{2}$ must be connected to GND.

For high-voltage, elevated temperature applications add a diode $\mathrm{Dx}_{\mathrm{X}}$ (reference Figure 1). The 1N914 diode is an appropriate choice.

FIGURE 1. CLM7660 TEST CIRCUIT


* For large values of Cosc (>1000pf), the values of $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ should be increased to $100 \mu \mathrm{~F}$.
** DX is required for supply voltages greater than 6.5 V at $-55^{\circ} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$. Refer to performance curves for additional information.

FIGURE 2. CHIP TOPOGRAPHY


FIGURE 3. IDEALIZED SWITCHED CAPACITOR


FIGURE 4. SIMPLE NEGATIVE CONVERTER

*NOTES:

1. $\mathrm{V}_{\text {OUT }}=-\mathrm{n} \mathrm{V}^{+}$for $1.5 \mathrm{~V} \leq \mathrm{V}^{+} \leq 6.5 \mathrm{~V}$.
2. $\mathrm{V}_{\text {OUT }}=-\mathrm{n}\left(\mathrm{V}^{+}-\mathrm{V}_{\text {FDX }}\right)$ for $6.5 \mathrm{~V} \leq \mathrm{V}^{+} \leq 10 \mathrm{~V}$.

FIGURE 5. PARALLELING DEVICES LOWERS OUTPUT IMPEDANCE


FIGURE 6. INCREASED OUTPUT VOLTAGE BY CASCADING DEVICES

*NOTES:

1. $\mathrm{V}_{\text {OUT }}=-\mathrm{n} \mathrm{V}^{+}$for $1.5 \mathrm{~V} \leq \mathrm{V}^{+} \leq 6.5 \mathrm{~V}$.
2. $\mathrm{V}_{\text {OUT }}=-\mathrm{n}\left(\mathrm{V}^{+}-\mathrm{V}_{\text {FDX }}\right)$ for $6.5 \mathrm{~V} \leq \mathrm{V}^{+} \leq 10 \mathrm{~V}$


1K-07

FIGURE 7. EXTERNAL CLOCKING


FIGURE 9. POSITIVE VOLTAGE MULTIPLIER


FIGURE 8. LOWERING OSCILLATOR FREQUENCY


FIGURE 10. COMBINED NEGATIVE CONVERTER AND POSITIVE MULTIPLIER


FIGURE 11. POSITIVE VOLTAGE CONVERSION


FIGURE 12. SPLITTING A SUPPLY IN HALF


FIGURE 13A. FIXED POWER SUPPLY OPERATION OF CLM7106 A-D


FIGURE 13B. NEGATIVE POWER SUPPLY GENERATION FOR $31 / 2$ DIGIT A-D


CLM7660

FIGURE 14. CLM7660 SUPPLIES -5V FOR CONVERTERS IN MICROPROCESSOR-CONTROLLED DATA ACQUISITION SYSTEMS


PERFORMANCE CURVES


